200 Floating Point Units for FPGAs

Most commercial or academic floating point libraries for FPGAs provide only one or two fixed floating point units. This paper shows the design, implementation, and tradeoffs of generating more than 200 distinct floating point units for FPGAs within one summer project. In addition, each of these floating point units can be generated with a variable number of bits for the mantissa and the exponent.