Skip to main content

A 0.5μ CMOS low-distortion low-power line driver with embedded digital adaptive bias algorithm for integrated ADSL analog front-ends

01 January 2002

New Image

First Page of the Article