A 60 ns CMOS DSP with on-chip Instruction Cache

This paper will describe a programmable 16-bit fixed point Digital Signal Processor with an instruction cycle time of 60 ns. The processor architecture incorporates an on-chip instruction cache memory for efficient vector operations. The 56 sqmm chip was processed using a 1.0 micron, twin-tub, double level metal, CMOS technology.