A Built-In Self-Test Approach for Automated Logic Synthesis

The lack of complete Built-In Self-Test capability at the device level is due primarily to the lack of a generally accepted technique for testing general sequential logic (common to all VLSI devices). This presentation will describe studies of a technique for providing a full BIST capability in general sequential logic suitable for implementation at the device level using automated techniques.