A CMOS Associative Memory Chip

We designed and tested a VLSI chip implementing a connectionist model of a neural network. The circuit consists of 54 amplifiers and a fully programmable connection network where each amplifier can be connected to every other amplifier. This is an experimental chip to test the potential of collective-computing associative-memory circuits implemented in microelectronics.