A Fully Scalable Memory Architecture

We describe a systolic architecture for the accessing blocks of memory. The scheme allows the read/write bandwidth of an entire array of blocks to be governed only by the bandwidth of a single block. Such a memory could (in theory) be made arbitrarily large with not decrease in speed. The overall latency of the memory does however increase with size: for a N X M block array, the latency is N + M cycles.