A High Sample Rate Recursive Digital Filter Chip

This paper describes the design and VLSI implementation of a signal chip fourth order recursive digital filter for sample rates up to 100 MHz. High throughput is achieved by using bit-parallel data path, on- chip fine grain pipelining, and the use of an appropriate clock distribution network.