A Reconfigurable Fault-Tolerant Systolic Signal Processor

In this paper, we describe work in progress to develop a novel parallel computer architecture targeted at signal analysis applications. It is scalable to configurations capable of TeraFLOP (10 sup 12 floating point operations per second) throughput with a processing density of 40 GigaFLOPS per cubic foot.