A Routing Capability for Two Layer Metal Technology (NOT PUBLISHED)
A strategy for the layout of integrated circuits using two layer technology will be presented. Strategic choices of second metal layer utilization will be discussed. Our strategy for second metal layer utilization allows for east clock skew minimization and critical signal routing. A three layer Channel routing algorithm will be described. Finally, the advantages of using this scheme in terms of improved circuit performance and area savings will be presented.