A Space Efficient Test Generation Algorithm for MOS Circuits.
13 May 1986
A new test generation algorithm, for detecting stuck-at and transistor faults in combinational MOS circuits, is described. The algorithm assumes that the switch level data structure corresponding to the entire circuit can be partitioned into groups of transistors each of which can be represented by a graph.