An accurate circuit design methodology using SC2 silicon compiler.

It is often very difficult for circuit designers to exactly model critical paths because actual layout is not complete. As a result approximations have to be made to estimate parasitics for initial simulations. This leads to errors in design and the design has to be tweaked after the actual layout and accurately using SC2, a cell level silicon compiler.